


# Digital Transformation with Model-Based System Engineering, Design and Early Verification



**Mauro Fusco, Application Engineer,  
MathWorks**

8<sup>th</sup> September 2022


Technical  
Computing  
Camp 2022



# In summary, digital engineering practices can make standards compliance easier and reduce costs


- Seek single source of truth using digital thread
- Automate tasks that machines are good at
- Improve efficiency *without* skipping verification steps

DIGITAL THREAD: Traceability Between Requirements, Architecture, and Design







# Who is talking ??



## Mauro Fusco, MathWorks

Mauro Fusco is an application engineer at MathWorks in Eindhoven. He specializes in supporting customers in aerospace, automotive and machinery industries for the establishment of Design Automation workflows. Modelling, simulation, testing and implementation through automatic code generation whilst conforming to international standards are key aspects of his work.

Before joining MathWorks, he worked at the Dutch Organization for Applied Research, TNO, focusing on the domain of Controls for Cooperative and Autonomous Driving. Mauro has a Masters in Automation Engineering from the University of Naples Federico II, during which time he conducted research at Eindhoven University of Technology. His technical expertise lies in the areas of Control Theory, Nonlinear and Network Control and their implementation.




# Agenda

	Topic
14:15 – 14:45	<b>Digital Transformation with MBSE, MBD and Early Verification</b>
	<b>Requirements Management and System Architecture Design</b>
	<b>Requirements-based Testing</b>
	<b>Q&amp;A</b>

# Agenda

	Topic
14.15 – 14:45	<b>Digital Transformation with MBSE, MBD and Early Verification</b>
	<b>Requirements Management and System Architecture Design</b>
	<b>Requirements-based Testing</b>
	<b>Q&amp;A</b>

## Some industries use established international standards



**Automotive: ISO 26262**




**Medical Devices: IEC 62304**




**Aeronautics: DO-178C**


The standards typically establish “what” should be done, but not necessarily “how” to do it



The standards typically establish “what” should be done, but not necessarily “how” to do it




REVIEW



Continuous Integration





# Over time, our standards-driven process has become document-intensive and challenging to manage



# Digital engineering addresses the disconnects in the traditional development process


## Architecture




## Design

## Code

# The vision for full digital engineering is different from what we have done before



# Establishing a digital thread makes standards compliance simpler and easier





# Establishing a digital thread makes standards compliance simpler and easier







# Establishing a digital thread makes standards compliance simpler and easier



# Establishing a digital thread makes standards compliance simpler and easier




**Disconnected documents are primary artifact**



**Digital model is primary artifact**

# Automation should be approached thoughtfully



VS



**What are machines better at than humans?**

How do we create the Digital Thread?

# Model-Based Verification and Validation Workflow

The screenshot shows the Simulink software interface with the 'IEC CERTIFICATION KIT' tab selected in the 'APPS' menu. The workflow diagram is overlaid on the software, showing the following stages and components:

- System requirements** (represented by a photograph of a medical device) feed into **Requirements Authoring**.
- Requirements Authoring** produces **Software textual requirements**.
- Software textual requirements** feed into **Architecture Development**.
- Architecture Development** produces **Software architecture**.
- Software architecture** feeds into **Modeling**.
- Modeling** produces an **Executable specification**.
- Executable specification** feeds into **Code Generation**.
- Code Generation** produces **Model used for production code generation**.
- Model used for production code generation** feeds into **Generated C/C++ code CUDA, HDL**.
- Generated C/C++ code CUDA, HDL** feeds into **Compilation and Linking**.
- Compilation and Linking** produces **Integrated object code**.



The background Simulink model shows a 'Plant' block containing a 'MOTOR', 'GEARBOX', 'NUT', 'LEAD SCREW', 'CARRIAGE', and 'GUIDE'. A 'SYRINGE' block is also present. A 'FEEDBACK' loop is shown with 'Test Sequence Control' and 'CommandGeneration' blocks. The status bar at the bottom indicates 'Ready', '63%' zoom, and 'ode23t' solver.




# Agenda

	Topic
14.15 – 14:45	Digital Transformation with MBSE, MBD and Early Verification
	Requirements Management and System Architecture Design
	Requirements-based Testing
	Q&A

# Complete Model-Based Design with V&V



# Integrate with requirements tools ... and author requirements




# Architecture Design

✓ Be Intuitive

✓ Facilitate Analysis


✓ Tackle Complexity

✓ Enable Implementation



VEHICLE COMPONENT

	MASS(kg)	POWER(W)
• COMMUNICATION SUBSYS.	→ 2.63	58
- ADSB	→ 0.05	5
- KU/LA RADIO	→ 2.5	50
- RADIO RX PPM/PWM	→ 0.01	0.85
• ELECTRICAL SUBSYS	→ 0.02	1
- ACTUATOR POWER	→ 533.15	353000
- POWER DISTRIBUTION	8	300
- POWER MONITORING	10	1000
- POWER SOURCE	0.1	350000
- PROPULSION POWER	→ 300	1000
- VEHICLE POWER	50	50
- AUTOPLOT REGULATOR	5	0.02
- VEHICLE POWER	0.05	1.07
- COMMS REGULATOR	0.05	2
- MONITORING+ CONTROL SUBS.	0.05	1.07
- AUTOPLOT	0.6	1.150
		1



Requirements Coverage Reporting and Impact Analysis

## Requirements Toolbox

Index	Summary
> 1.1	Airworthiness
> 1.2	Communications
▼ 1.3	Payload Capabilities
1.3.1	Carrying Capacity
1.3.2	Payload Bay Capacity
1.3.3	Default Payload
1.3.4	Payload Protection

Implemented progress bar showing completion status for each requirement.

HOME PLOTS APPS PROJECT PROJECT SHORTCUTS

InfusionPumpTest InfusionPump\_Architecture\_Plain

InfusionPumpModelV7 InfusionPumpModelV7NoOccDetect InitializationInsulinPump

InfusionPumpSoftwareModel ProjectInit ProjectTerm

REQUIREMENTS TASK1\_OCCLUSIONCENTRIC TASK2\_MBDPROCESSCENTRIC

C:\infusionpump

Current Folder

Name	Git
.SimulinkProject	
+polyspace	.
+Task	.
Architecture	.
AnalyzeSystem_CostMass.m	●
CommandGeneration.slx	●
HWPorType.m	●
ImplementationStatus.m	●
ImplLanguage.m	●
InfusionPump.xml	●
InfusionPump_Architecture.slmx	●
InfusionPump_Architecture_Plain.slmx	●
InfusionPump_Architecture_Plain.slx	●
InfusionPump_Architecture_Sim.slx	●
InfusionPumpPlant.slx	●
InfusionPumpSWModel.slx	●
ReviewStatus.m	●

InfusionPump\_Architecture\_Plain.slx (Simulink Mod...)

Workspace

Name	Value
Analy_Force	12001x2 dou...
Analy_Force_set	12001x180 d...
Analy_Force_setT	12001x162 d...
Analy_PistonSpd	12001x1 dou...
Analy_Speed	12001x2 dou...
Analy_Speed_set	12001x180 d...
Analy_Speed_setT	12001x162 d...
COMMAND	1x1 Bus
const	1x1 struct
const_Ocd_Pct	0.9999
DeliveryType	1
elems	1x13 BusElem...
FEEDBACK	1x1 Bus

Project - Latest

Views: All Project (1039) Modified (5)

Name	Status	Git	Classification
Files			
Dependency Analyzer			
+polyspace	✓	.	None
+Task	✓	.	None
Architecture	✓	.	
CommandGeneration.slx	✓	●	Design
HWPorType.m	✓	●	Design
ImplLanguage.m	✓	●	Design
InfusionPump_Architecture.slmx	✓	●	
InfusionPump_Architecture_Plain.slmx	✓	●	
InfusionPump_Architecture_Plain.slx	✓	●	Design
InfusionPump_Architecture_Sim.slx	✓	●	Design
InfusionPumpPlant.slx	✓	●	Design
InfusionPumpSWModel.slx	✓	●	Design
ReviewStatus.m	✓	●	Design
Codegen	✓	.	None
Data	✓	.	None
Documents	✓	.	None
FeatureExtraction	✓	.	None

Labels: Classification

Git: Current branch: master, Branch status: Normal, Coincident with /origin/master

InfusionPump\_Architecture\_Plain.slx (Simulink Model) 1 labels

Command Window




```
fx >>
```



# Architecture Development

Define, analyze and specify architectures and compositions for model-based systems engineering and software design:



- Define profiles to capture properties via stereotyping
- Allocate requirements to architecture
- Define behaviors and keep them synchronized with your architecture
- Perform analysis



# Agenda

	Topic
14:15 - 14:45	<b>Digital Transformation with MBSE, MBD and Early Verification</b>
	<b>Requirements Management and System Architecture Design</b>
	<b>Requirements-based Testing</b>
	<b>Q&amp;A</b>

# Complete Model-Based Design with V&V



# Requirements and Design Traceability

## External Requirements



### Requirements Managements Tools


- crs\_req
      - Import1 References to crs\_req.docx
        - 1 Overview
        - 2 System overview
          - 2.1 System inputs
          - 2.2 Cruise control mode indicator
          - 2.3 Cruise control modes


## Authored Requirements

- crs\_req\_func\_spec
    - 1 Driver Switch Request Handling
      - 1.1 Switch precedence
      - 1.2 Avoid repeating commands
      - 1.3 Long Switch recognition
      - 1.4 Cancel Switch Detection
      - 1.5 Cancel Switch Detection

## Design in Simulink

Traceability





\*Copyright 2018 - 2019 The MathWorks, Inc.\*

Requirements - BMS\_Software

View: Requirements

Index	ID	Summary
1	1 Overview	Overview
2	2 BMS Interfaces	BMS Interfaces
3	3 BMS Architecture and module specifications	BMS Architecture and module specifications
3.1	3.1 BMS - Main State Machine	BMS - Main State Machine
3.2	3.2 BMS - Current Limit Calculation	BMS - Current Limit Calculation
3.3	3.3 BMS - SOC Estimation	BMS - SOC Estimation
3.4	3.4 BMS - Balancing Logic	BMS - Balancing Logic

Property Inspector

Requirement: 3.4 BMS - Balancing Logic

Details

▼ Properties

Type: Functional

Index: 3.4

Custom ID: 3.4 BMS - Balancing Logic

Summary: BMS - Balancing Logic

Description Rationale

### 3.4 BMS - Balancing Logic

The Balancing Logic must securely close and open the contacts to the charger e inverter

Keywords:

▼ Revision information:

SID: 47

Revision: 9

Updated on: 22-Ott-2019 20:34:39

Created by: N/A

Modified by:

Modified on: 21-Ott-2019 20:39:48

Show in document Unlock

▼ Links

No links

▼ Comments



# Requirements Implementation Status

Requirements - crs\_controller

View: Requirements


Index	ID	Summary	Implemented
<ul style="list-style-type: none"> <li>▼ crs_req_func_spec*</li> <li>&gt; 1</li> <li>▼ 2           <ul style="list-style-type: none"> <li>&gt; 2.1</li> <li>&gt; 2.2</li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>—</li> <li>#1</li> <li>#19</li> <li>#20</li> <li>#24</li> </ul>	<ul style="list-style-type: none"> <li>—</li> <li>Driver Switch Request Handling</li> <li>Cruise Control Mode</li> <li>Disable Cruise Control system</li> <li>Operation mode determination</li> </ul>	<ul style="list-style-type: none"> <li></li> <li></li> <li></li> <li></li> <li></li> </ul>

Ready

**Implementation Status**


- Implemented
- Justified
- Missing

# Testing in Simulink




1. Isolate and test components
2. Manage and organize tests
3. Traceability Requirements - Tests
4. Measure model coverage
5. Generate tests for missing coverage

## Component and system testing




# Test Early at Unit and System Level

## Unit-level simulation



## System-level simulation



# Integration of trained AI models into Simulink

3. Int  
This m  
oper

25

4. Si  
simC


26

5. Ev


27 RMSE  
28 RMSE  
29 RMSE  
30 RMSE  
31  
32 Accu  
33 figu  
34 hold  
35 plot  
36 plot  
37 plot  
38 plot  
39 plot  
40 hold  
41 xlab  
42 ylab  
43 legend(["targets", "EKF", "ML", "DL\_FFN", "DL\_LSTM"], "Location", "best", "Interpreter", "none")

Ready 117% FixedStepDiscrete

Zoom: 150% UTF-8 LF script Ln 26 Col 1



# System-Level Simulation



SIMULATION    DEBUG    MODELING    FORMAT    APPS

Project    New    Open    Save    Print    Library Browser

Log Signals    Add Viewer    Signal Table    Stop Time: 120    Normal    Fast Restart


Step Back    Run    Step Forward    Stop

Data Inspector    Logic Analyzer    Bird's-Eye Scope

PREPARE    SIMULATE    REVIEW RESULTS

Tools

InfusionPumpModelV7



Property Inspector

BlockDiagram

Properties    Info    Execution

Last saved by: avesenma  
Last saved on: Tue May 26 08:40:25 20...


► Description

► Model information

Select a model element to set or view its parameters or properties.



# Manage Tests and Automate



# Traceability Requirements - Tests

*External Requirements*

**Requirements Managements Tools**

- ▼ crs\_req
  - ▼ Import1 References to crs\_req.docx
    - 1 Overview
    - ▼ 2 System overview
      - > 2.1 System inputs
      - 2.2 Cruise control mode indicator
      - 2.3 Cruise control modes

*Authored Requirements*

- ▼ crs\_req\_func\_spec
  - ▼ 1 Driver Switch Request Handling
    - 1.1 Switch precedence
    - 1.2 Avoid repeating commands
    - > 1.3 Long Switch recognition
    - 1.4 Cancel Switch Detection
    - 1.5 Cancel Switch Detection

**Traceability**

▼ ITERATIONS\*

▼ TABLE ITERATIONS\*

<input checked="" type="checkbox"/> NAME	DESCRIPTION	SIGNAL EDITOR SCENARIO OR SIGNAL BUILDER GROUP
<input checked="" type="checkbox"/> Iteration1	None	BMS_Charging_CC_CV
<input checked="" type="checkbox"/> Iteration2	None	BMS_Driving_Fault1
<input checked="" type="checkbox"/> Iteration3	None	BMS_Driving_Fault2
<input checked="" type="checkbox"/> Iteration4	None	Fault_Current1
<input checked="" type="checkbox"/> Iteration5	None	Fault_Current2
<input checked="" type="checkbox"/> Iteration6	None	Fault_PreChargerSwitches

▼ LOGICAL AND TEMPORAL ASSESSMENTS\*

ENA...	NAME	ASSESSMENT
<input checked="" type="checkbox"/>	Charger and Inverter Positive contactors	▶ At any point of time, $\sim(\text{posChrg} \ \& \ \text{posInv})$ must be true
<input checked="" type="checkbox"/>	Charger and Inverter Negative contactors	▶ At any point of time, $\sim(\text{negChrg} \ \& \ \text{negInv})$ must be true
<input checked="" type="checkbox"/>	Open Charger Negative Contactor	▶ At any point of time, if $\sim\text{pre\_RelayChrg} \ \& \ (\text{stateRequest} \ \sim= \ \text{chargingState})$ becomes true <b>seconds</b> then, starting from rising edge of trigger, with a delay of at most 0.3 seconds, $\sim\text{negCh}$
<input checked="" type="checkbox"/>	Open Inverter Negative Contactor	▶ At any point of time, if $\sim\text{pre\_RelayInv} \ \& \ (\text{stateRequest} \ \sim= \ \text{drivingState})$ becomes true <b>seconds</b> then, starting from rising edge of trigger, with a delay of at most 0.3 seconds, $\sim\text{negInv}$

# Track Implementation and Verification

Requirements - crs\_controller

View: Requirements

Search

Index	ID	Summary	Implemented	Verified
crs_req_func_spec	-	-		
1	#1	Driver Switch Request Handling		
1.1	#2	Switch precedence		
1.2	#3	Avoid repeating commands		
1.3	#4	Long Switch recognition		
1.4	#7	Cancel Switch Detection		
1.5	#8	Set Switch Detection		
1.6	#9	Enable Switch Detection		

**Implementation Status**

- Implemented
- Justified
- Missing

**Verification Status**

- Passed
- Failed
- Unexecuted
- Missing

# Respond to Change – Impact Analysis

Requirements Editor

File Edit Display Analysis Report Help

View: Requirements

Index	ID	Summary	Implemented	Verified
> BMS_Requirements				
> StateMachine_Requirements*				
1	#29	Overview	<input type="checkbox"/>	<input type="checkbox"/>
2	#7	Inputs	<input type="checkbox"/>	<input type="checkbox"/>
3	#18	Outputs	<input type="checkbox"/>	<input type="checkbox"/>
4	#30	State Machine Architecture	<input type="checkbox"/>	<input type="checkbox"/>
> 4.1	#31	BMS State and Charging Mode calcul...	<input type="checkbox"/>	<input type="checkbox"/>
> 4.2	#76	BMS Fault Monitoring	<input type="checkbox"/>	<input type="checkbox"/>
> 4.2.1	#77	Current Limitation	<input type="checkbox"/>	<input type="checkbox"/>
> 4.2.2	#89	Temperature Fault	<input type="checkbox"/>	<input type="checkbox"/>
> 4.2.3	#102	Voltage Fault	<input type="checkbox"/>	<input type="checkbox"/>
4.2.3.1	#103	Init State	<input type="checkbox"/>	<input type="checkbox"/>
4.2.3.2	#104	No Voltage Fault State	<input type="checkbox"/>	<input type="checkbox"/>
4.2.3.3	#108	Over Voltage Fault	<input type="checkbox"/>	<input type="checkbox"/>
4.2.3.4	#109	Under Voltage Fault	<input type="checkbox"/>	<input type="checkbox"/>
4.2.3.5	#111		<input type="checkbox"/>	<input type="checkbox"/>
> 4.3	#112	Factors Management	<input type="checkbox"/>	<input type="checkbox"/>
> 4.4	#158	Factors Management	<input type="checkbox"/>	<input type="checkbox"/>
5	#188		<input type="checkbox"/>	<input type="checkbox"/>

Properties

Type: Functional

Index: 4.2.3.4

Custom ID: #109

Summary: Under Voltage Fault

Description

Rationale

Arial 10

In this state set:  
 - FaultPresent = true  
 - Fault\_out.UnderVolt = 1;  
 MODIFICA

Keywords:



Revision information:

Links

Implemented by:  
[UnderVoltageFault](#)

Verified by:  
[Iteration9](#)  
[Iteration9](#)


# Complete Model-Based Design with V&V



# In summary, digital engineering practices can make standards compliance easier and reduce costs

- Seek single source of truth using digital thread
- Automate tasks that machines are good at
- Improve efficiency *without* skipping verification steps

## DIGITAL THREAD: Traceability Between Requirements, Architecture, and Design



Thank you!



# Agenda

	Topic
14.15	Digital Transformation with MBSE, MBD and Early Verification
	Requirements Management and System Architecture Design
	Requirements-based Testing
	Q&A